

## Journals

- [1] **Vijaya Bhaduria**, Krishna Kant and Swapna Banerjee, “Linearity Enhancement of 0.18  $\mu$ m Transconductor using Active Attenuation Technique,” *Canadian Journal on Electrical and Electronics Engineering*, Vol. 2, no. 12, pp. 598-601, December 2011.
- [2] **Vijaya Bhaduria**, Krishna Kant and Swapna Banerjee, “Design and Analysis of A Power Efficient Linearly Tunable Cross – Coupled Transconductor having Separate Bias Control,” *Circuits and Systems by Scientific Research Publication*, Vol. 3, no. 1, pp. 99-106, January 2012.
- [3] Tripurari Sharan and **Vijaya Bhaduria**, “Sub-threshold, cascode-compensated, bulk-driven OTAs with enhanced gain and phase-margin” *Microelectronics Journal*, Vol. 54, pp. 150–165, August 2016.
- [4] Tripurari Sharan and **Vijaya Bhaduria**, “Fully Differential, Bulk-Driven, Class AB, Sub-Threshold OTA with Enhanced Slew Rates and Gain” *Journal of Circuits, Systems, and Computers*, Vol. 26, No. 1, pp 1-25, January 2017.
- [5] Tripurari Sharan and **Vijaya Bhaduria**, “Fully Differential Operational Transconductance Amplifier with Enhanced Phase Margin and Gain for Ultra-Low-Power,” *Journal of low power Electronics (JOLPE)*, Vol. 13, No. 3, pp. 1-16, 2017.
- [6] Tripurari Sharan, Priyanka Chetri, **Vijaya Bhaduria**, “Ultra-low-power bulk-driven fully differential subthreshold OTAs with partial positive feedback for  $G_m$ -C filters,” *Journal of Analog Integrated Circuit and Signal Processing, Springer*, Vol. 94, no. 3 pp 427-447, March 2018.
- [7] Tripurari Sharan, Priyanka Chetri, **Vijaya Bhaduria**, “Correction to: Ultra-low-power bulk-driven fully differential subthreshold OTAs with partial positive feedback for  $G_m$ -C filters,” *Journal of Analog Integrated Circuit and Signal Processing, Springer*, Vol. 94, no. 3 pp 449, March 2018.
- [8] Tanmay Dubey and **Vijaya Bhaduria**, “A low-voltage highly linear OTA using bulk-driven floating gate MOSFETs,” *AEÜ - International Journal of Electronics and Communications*, Vol. 98, pp 29–37, January 2019.
- [9] Tanmay Dubey, **Vijaya Bhaduria**, and Rishikesh Pandey. "Linearity Enhancement Techniques for Operational Transconductance Amplifier: A Survey." *Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering)* Vol. 13, no. 5, pp 650-668, August 2020.

- [10] Tanmay Dubey and **Vijaya Bhaduria**, "Linearity Improvement of Bulk Driven Floating Gate OTA Using Cross-Bulk and Quasi-Bulk Techniques." *Journal of Circuits, Systems and Computers*, Vol. 30, no.7, pp 2150124, November 2020.
- [11] Tanmay Dubey and **Vijaya Bhaduria**, "A Low-Voltage Two-Stage Enhanced Gain Bulk-Driven Floating Gate OTA." *Journal of Circuits, Systems and Computers*, Vol. 30, no. 12, pp 2150220, April 2021.
- [12] Sougata Ghosh and **Vijaya Bhaduria**, "An Ultra-Low-Power Bulk-Driven Subthreshold Super Class-AB Rail-To-Rail CMOS OTA with Enhanced Small and Large Signal Performance Suitable for Large Capacitive Loads", *Microelectronics Journal*, Published by Elsevier, Vol. 115, pp. 105208, Sep 2021.
- [13] Nagaraju Mamidi, Santosh Kumar Gupta, and **Vijaya Bhaduria**, "Design and Implementation of Parallel Bypass Bin Processing for CABAC Encoder", *Advances in Electrical and Electronic Engineering*, Publisher - Elsevier ,Vol. 19, No. 3 pp. 243-257, September 2021
- [14] Sougata Ghosh and **Vijaya Bhaduria**, "An Ultra-Low-Power Near Rail-To-Rail Pseudo-Differential Subthreshold Gate-Driven OTA with improved Small and Large Signal Performances", *Analog Integrated Circuit and Signal Processing*, Published by Springer Link, Vol.109, no. 2, pp. 345–366, October 2021.
- [15] Sougata Ghosh and **Vijaya Bhaduria**, "High Current Efficiency Single-Stage Bulk-Driven Subthreshold-Biased Class-AB OTAs with Enhanced Transconductance and Slew Rate For Large Capacitive Loads", *Analog Integrated Circuit and Signal Processing*, Published by Springer Link, Vol. 109, no. 2, pp. 403–433, October 2021.
- [16] Abhishek .Kumar, Santosh .Kumar Gupta and **Vijaya Bhaduria**, "Low-power and low glitch area current steering DAC," *Engineering Science and Technology, an International Journal*, Publisher - Elsevier Vol. 29, pp. 101035, May 2022.
- [17] Abhishek .Kumar, Santosh .Kumar Gupta and **Vijaya Bhaduria**, "Design of IF-RF-Based Heterodyne Transmitter Using Current Steering DAC with 5.4GHz Spur-Free Bandwidth", *IETE Journal of Research*, Publisher Taylor and Francis, pp. 1-16, May 2022
- [18] Mamidi Nagaraju, Santosh Kumar Gupta, and **Vijaya Bhaduria**, "High-throughput, area-efficient hardware architecture of CABAC - Binarization for UHD applications." *Microelectronics Journal* Publisher – Science Direct Vol. 123, pp 105425, May 2022.
- [19] Abhishek .Kumar, Santosh .Kumar Gupta and **Vijaya Bhaduria**, "A 12-bit SC<sup>3</sup> partially segmented current steering DAC with improved SFDR and bandwidth", *International Journal of Circuit Theory and Applications*, Publisher - John Wiley and Sons Ltd, Vol. 50 issue 8, pp.2941-2959, August 2022.

- [20] Devarshi Shukla, Santosh Kumar Gupta, **Vijaya Bhadauria**, and Rajeev Tripathi, “High Gain, Low Noise, Low Voltage, and Low Power Current Mode Up-Conversion Mixer for 5G Application”, *IETE Journal of Research*, Publisher - Taylor & Francis, pp. 1-13, August 2022.
- [21] Sougata Ghosh and **Vijaya Bhadauria**, “A high current efficiency fast transient gain-boosted single-stage bulk-driven OTA with enhanced input stage suitable for heavy capacitive loads”, *AEU- International Journal of electronics and communications*, Published by Elsevier, Vol. 155 pp. 154357, Oct 2022.
- [22] Devarshi Shukla, Santosh Kumar Gupta, **Vijaya Bhadauria**, and Rajeev Tripathi, “An Inverter Amplifier with Resistive Feedback Current Mirror Gilbert Mixer”, *International Journal of Electronics*, Publisher - Taylor & Francis, Vol. 110, issue 2, pp. 221-244, February 2023.
- [23] Devarshi Shukla, Santosh Kumar Gupta, **Vijaya Bhadauria**, and Rajeev Tripathi, “An ultra-wide band IIP3 of 38.2 dBm and conversion gain of 17.95 dB down conversion Gilbert mixer for 5G internet of things applications”, *Wireless Networks*, Publisher - Springer US, Vol. 20, issue 4, pp. 1657-1669, March 2023.
- [24] Sougata Ghosh and **Vijaya Bhadauria**, “A 0.35-V cascaded flipped voltage follower assisted improved fully-differential subthreshold gate-driven class-AB OTA with boosted gain, CMRR, and slew rate”. *Analog Integrated Circuits and Signal Processing* , Vol. 116, pp. 93-114 6, September 2023.
- [25] R. K. Pandey, **Vijaya Bhadauria** and V. K. Singh, “High-Gain Super Class-AB Bulk-driven Subthreshold Low-Power CMOS Transconductance Amplifier for Biomedical Applications” *Informacije MIDEM* , Vol. 53, no. 2, pp.65-77, 2023,
- [26] R. K. Pandey, **Vijaya Bhadauria** and V. K. Singh, “Ultra-low-power super class-AB adaptive biasing operational transconductance amplifier with enhanced gain for biomedical applications”, *Bulletin of Electrical Engineering and Informatics* , Vol. 13, no. 4, pp. 2368-2380, 2024.,

## Conferences

- [27] **Vijaya Bhadauria** and Krishna Kant, “A Novel Technique for Tuning Low Voltage Linear Transconductor,” *2010 International conference on Electronic Devices, Systems and Application (ICEDSA2010)*, pp. 22-25, Kuala Lumpur, Malaysia, April 2010.

- [28] Tanmai Kulshreshtha and **Vijaya Bhaduria**, "A highly linear CMOS pseudo differential transconductor using active attenuator," *International Conference on Power, Control, and Embedded Systems, (ICPCES2010)*, pp. 1-4, Allahabad, India, Nov. 29 – Dec. 1 2010.
- [29] **Vijaya Bhaduria**, Krishna Kant and Swapna Banerjee, "Tunable Transconductor with high Linearity," *Proc. Asia Pacific Conference on Circuits and Systems (APCCAS 2010)*, pp. 5-8, Kuala Lumpur, Malaysia, December 2010.
- [30] Yogesh Yadav and **Vijaya Bhaduria**, "Frequency Compensation of Two Stage Op-Amp Using Triode Mode Compensation Stage," *IJCA Proceedings on International Conference on Communication, Circuits and Systems 2012, iC3S -*, 2012, *International Journal of Computer Applications (0975 – 8887)*, No 5, pp. 16-18 ,June 2013 (iC3S/Number 5 (ISBN: 973-93-80875-28-3)), 2012
- [31] Shankar Narayan and **Vijaya Bhaduria**, "Linearity Improvement of Double Differential Pair CMOS OTA Using Quasi-Floating-Gate Technique," 2nd International Conference on Power, Control and Embedded Systems (ICPCES), 2012, Allahabad, India pp. 1-4, Digital Object Identifier: [10.1109/ICPCES.2012.6508137, 2012](https://doi.org/10.1109/ICPCES.2012.6508137)
- [32] Saurabh Kumar and **Vijaya Bhaduria**, "Low Power Adiabatic Logic Using DCPAL Block" 2014 Students Conference on Engineering and Systems (SCES) held at MNNIT Allahabad during 28<sup>th</sup> May-30<sup>th</sup> May 2014.
- [33] Tripurari Sharan, and **Vijaya Bhaduria**, "Ultra Low-power Rail-to-Rail Linear Sub-threshold Bulk-driven Transconductor" International Conference on Power, Control & Embedded Systems (ICPCES 2014), held at MNNIT Allahabad during 26<sup>th</sup> December -28<sup>th</sup> December. 2014.
- [34] Tripurari Sharan, and **Vijaya Bhaduria**, "Ultra-Low-Power Bulk and Gate-driven, Class AB, Sub-threshold Transconductor", 2<sup>nd</sup> international conference (SPIN-2015) held at Amity School of Engg. And Technology, Amity Univ. Noida during 19<sup>th</sup> February -20<sup>th</sup> February 2015.
- [35] Tripurari Sharan, and **Vijaya Bhaduria** "Low-power bulk-driven feed-forward reverse nested miller compensated OTA with high drive capability." *IEEE Students Conference on Engineering and Systems (SCES)*, held at MNNIT Allahabad during 6<sup>th</sup> November – 8<sup>th</sup> November 2015.
- [36] Kumar, Sharu, **Vijaya Bhaduria** and Tanmay Dubey" LVLP High Gm Bulk-driven Folded Cascode OTA using Current Shunt Auxiliary Pair." *IEEE 4<sup>th</sup> International Conference on. Power, Control and Embedded Systems (ICPCES)*, held at MNNIT Allahabad during 9<sup>th</sup> to 11<sup>th</sup> March 2017.

- [37] Tripurari Sharan, Priyanka Chetri, and **Vijaya Bhaduria**, “Bulk-driven feed-forward compensated sub-threshold low-voltage OTA to drive high capacitive load,” *IESC-2017, 6-7 April 2017, IEEE Conference, NIT Meghalaya Shillong*, 2017.
- [38] Surabhi Gautam, Man Mohan Singh, **Vijaya Bhaduria**, M. J. Siddiqui, “Leakage Minimization in Full Adder by Using Sub- Threshold Technique” International Conference on Multimedia, Signal Processing and Communication Technologies (IMPACT 2017) held at Aligarh Muslim University Aligarh during 24<sup>th</sup> to 26<sup>th</sup> November 2017.
- [39] Utkarsh Sharma, Tanmay Dubey, and **Vijaya Bhaduria**, “Linearity Enhancement using Bulk-Degeneration for Source Degenerated OTAs”, *IEEE Second International Conference on Advances in Electronics, Computers and Communications (ICAEECC)*, held at REVA University, Bangalore, India during 9<sup>th</sup> to 10<sup>th</sup> February 2018.
- [40] Tanmay Dubey, Ravi Shankar and **Vijaya Bhaduria**, “Cross Coupled Bulk Degenerated OTA using Source Follower Auxiliary Pair to Improve Linearity,” *1<sup>st</sup> Int. Conf. VLSI, Communication and Signal Processing, (VCAS 2018)*, held at MNNIT Allahabad during 29<sup>th</sup> November to 1<sup>st</sup> December 2018. Published by Springer in ‘Lecture Notes in Electrical Engineering, Vol. 587 entitled ‘Advances in VLSI, Communication, and Signal Processing’, pp 683-691.
- [41] Tanmay Dubey, Anurag Kumar and **Vijaya Bhaduria**, “Highly Linear Source Degenerated OTA with Floating Gate Auxiliary Differential Pair,” *1<sup>st</sup> Int. Conf. VLSI, Communication and Signal Processing, (VCAS 2018)*, held at MNNIT Allahabad during 29<sup>th</sup> November to 1<sup>st</sup> December 2018. Published by Springer in ‘Lecture Notes in Electrical Engineering Vol. 587 entitled ‘Advances in VLSI, Communication, and Signal Processing’, pp 693-704.
- [42] Shalini Mishra, Devarshi Shukla, **Vijaya Bhaduria**, Santosh Kumar Gupta, “. Tuned Universal Filter Design Using Single Differential Difference Current Conveyor for Sub-GHz Frequency Band,” *1<sup>st</sup> Int. Conf. VLSI, Communication and Signal Processing, (VCAS 2018)*, held at MNNIT Allahabad during 29<sup>th</sup> November to 1<sup>st</sup> December 2018. Published by Springer in ‘Lecture Notes in Electrical Engineering Vol. 587 entitled ‘Advances in VLSI, Communication, and Signal Processing’, pp 451-461.
- [43] Sougata Ghosh and **Vijaya Bhaduria**, “0.5 V Two-Stage Subthreshold Fully Differential Miller Compensated OTA Using Voltage Combiners,” *1<sup>st</sup> Int. Conf. VLSI, Communication and Signal Processing, (VCAS 2018)*, held at MNNIT Allahabad during 29<sup>th</sup> November to 1<sup>st</sup> December 2018. Published by Springer in ‘Lecture Notes in Electrical Engineering Vol. 587 entitled ‘Advances in VLSI, Communication, and Signal Processing’, pp 463-479.
- [44] Mamidi Nagaraju, Santosh Kumar Gupta, **Vijaya Bhaduria**, and Devarshi Shukla, “Design and implementation of an efficient mixed parallel-pipeline SAD architecture for HEVC motion estimation, *2<sup>nd</sup> Int. Conf. VLSI, Communication and Signal Processing, (VCAS 2019)*,

held at MNNIT Allahabad during 21<sup>st</sup> - 23<sup>rd</sup> October 2019. Published by Springer in 'Lecture Notes in Electrical Engineering Vol. 683 entitled 'Advances in VLSI, Communication, and Signal Processing', pp 605-621.

- [45] Tanmay Dubey and **Vijaya Bhaduria**, "A Linear OTA using Series Connected Source Degenerated Bulk Driven Floating Gate Differential Pairs, 2<sup>nd</sup> *Int. Conf. VLSI, Communication and Signal Processing*, (VCAS 2019), held at MNNIT Allahabad during 21<sup>st</sup> 23<sup>rd</sup> October 2019. Published by Springer in 'Lecture Notes in Electrical Engineering 683 entitled 'Advances in VLSI, Communication, and Signal Processing', pp 447-457
- [46] Abhishek Kumar, Santosh Kumar Gupta and **Vijaya Bhaduria**, " A Low Power Approach for Designing 12-Bit Current Steering DAC", 2<sup>nd</sup> *Int. Conf. VLSI, Communication and Signal Processing*, (VCAS 2019), held at MNNIT Allahabad during 21<sup>st</sup> - 23<sup>rd</sup> October 2019. Published by Springer in 'Lecture Notes in Electrical Engineering Vol. 683 entitled 'Advances in VLSI, Communication, and Signal Processing', pp 594-604.
- [47] Sougata Ghosh, Saumya Tripathi and **Vijaya Bhaduria** " A Low Harmonic High Gain Subthreshold Flipped Voltage Follower-Based Bulk-Driven OTA Suitable for Low-Frequency Applications," 2<sup>nd</sup> *Int. Conf. VLSI, Communication and Signal Processing*, (VCAS 2019), held at MNNIT Allahabad during 21<sup>st</sup> 23<sup>rd</sup> October 2019. Published by Springer in 'Lecture Notes in Electrical Engineering, Vol 683 entitled 'Advances in VLSI, Communication, and Signal Processing', pp 469-488.
- [48] Devarshi Shukla, Abhishek Kumar, **Vijaya Bhaduria**, Santosh Kumar Gupta, "865–867 MHz 180 nm Transmitter with Direct BPSK Modulation for Wireless Sensor Application, 3<sup>rd</sup> *Int. Conf. VLSI, Communication and Signal Processing*, (VCAS 2020), held at MNNIT Allahabad during 9<sup>th</sup> to 11<sup>th</sup> October 2020. Published by Springer in 'Lecture Notes in Electrical Engineering Vol. 777 entitled 'Recent Trends in Electronics and Communication: Select Proceedings of VCAS 2020', pp 669-682.
- [49] Rakesh Kumar Pandey; **Vijaya Bhaduria**; and V.K. Singh "Rail-to-Rail, Reconfigurable Subthreshold Bulk-Driven OTA based on Flipped Voltage Follower for Biomedical Applications", IEEE Int. Conf. on Technology, Research & Innovation for Betterment of Society (TRIBES-2021) held at IIIT Naya Raipur, Chhattisgarh, India during December 17 th-19th, 2021.
- [50] Abhishek Kumar, Santosh Kumar Gupta and **Vijaya Bhaduria**, "Tunable Three-Phase Voltage Controlled Oscillator Using Single VDTA", 5<sup>th</sup> *Int. Conf. VLSI, Communication and Signal Processing*, (VCAS 2022), held at MNNIT Allahabad during 14<sup>th</sup> to 16<sup>th</sup> October 2022, Published by Springer in 'Lecture Notes in Electrical Engineering Vol. 1024 entitled 'VLSI, Communication, and Signal Processing', pp 819-835.

[51] H. Gujrati; A. Mohod, S. Rai and Vijaya Bhaduria, “Improved UVM-Based JTAG Verification IP Lecture Notes in Electrical Engineering” , 7<sup>th</sup> *Int. Conf. VLSI, Communication and Signal Processing, (VCAS 2024)*, held at MNNIT Allahabad during 25<sup>th</sup> to 27<sup>th</sup> October 2024, Published by Springer in ‘Lecture Notes in Electrical Engineering Vol. 1457 entitled ‘VLSI, Communication, and Signal Processing’, pp 13-20.